Abstract-Hardwardsoftware partitioning is one of the key processes in a hardwardsoftware cosynthesis system for digital signal processor cores. In hardwadsoftware partitioning, area and delay estimation of a processor core plays an important role since the hardwardsoftware partitioning process must determine which part of a processor core should be realized by hardware units and which part should be realized by a sequence of instructions based on execution time of an input application program and area of a synthesized processor core. This paper proposes area and delay estimation equations for digital signal processor cores. For area estimation, we show that total area for a processor core can be derived from the sum of area for a processor kernel and area for additional hardware units. Area for a processor kernel can be mainly obtained by minimum area for a processor kernel and overheads for adding hardware units and registers. Area for a hardware unit can be mainly obtained by its type and operation bit width. For delay estimation, we show that critical path delay for a processor core can be derived from the delay of a hardware unit which is on the critical path in the processor core. Experimental results demonstrate that errors of area estimation are less than 2% and errors of delay estimation are less than 2ns when comparing estimated area and delay with logic-synthesized area and delay.
INTRODUCTION
A digital signal processor core is generally composed of a micro processor core and several hardware units for digital signal processing such as multiple memory buses, addressing units, and hardware loop units [7] , 181. However, if a particular application program runs on a general digital signal processor, some hardware units can be often used and other hardware units can never be used. We consider that an appropriate configuration for digital signal processor cores is required depending on the requirements for a given application program as well as hardware cost for a processor core. Hardwarekoftware codesign can be one of the powerful design methodologies in order to obtain an appropriate configuration for processor cores. Several hardwarekoftware codesign systems for processor core design have been reported such as in [1]- [3] , [6] .
We have been developing a hardwarelsoftware cosynthesis system for digital signal processor cores [9] , [lo] . Given an application program written in C and a set of application data, the system synthesizes a hardware description of a processor core. It also generates an object code and a software environment (a compiler and a simulator) for the processor core. In the system, one of the most important processes is * Presently, with Matsushita Communication Industrial Co., Ltd. hardwarekoftware partitioning. In hardwarelsoftware partitioning, the system determines which part of a processor core should be realized by hardware units and which part should be realized by a sequence of instructions based on execution time of an input application program and area of a synthesized processor core. Execution time of an application program can be derived from critical path delay of a processor core and the number of clock cycles to run an application program. Thus we require area and delay estimation of a processor core in hardwarehoftware partitioning. Area estimation has been discussed in [4] , [6] . They first logic-synthesize each of hardware units and then they obtain estimated area by adding area for hardware units used in a processor core. However, this approach does not consider controlling area for hardware units in a processor core. We consider that we must take into account controlling area for hardware units in our system since it has many types of hardware units. Delay estimation has not been discussed so far and then we must establish a delay estimation technique for our system. Based on the above discussion, we propose in this paper area and delay estimation equations for digital signal processor cores, which are incorporated into our hardwarelsoftware cosynthesis system. For area estimation, we show that total area for a processor core can be derived from the sum of area for a processor kernel and area for additional hardware units. Area for a processor kernel can be mainly obtained by minimum area for a processor kernel and overheads for adding hardware units and registers. Area for a hardware unit can be mainly obtained by its type and operation bit width. For delay estimation, we show that critical path delay for a processor core can be derived from the delay of a hardware unit which is on the critical path in the processor core. This paper is organized as follows: Section I1 defines our processor model and its hardware parameters; Sections I11 and IV proposes area and delay estimation equations for digital signal processor core; Section V shows experimental results and evaluates the proposed area and delay estimation equations; Section VI gives concluding remarks;
PROCESSOR MODEL A N D AREA/DELAY ESTIMATION APPROACH
In this section, we first define an architecture model of our processor core with its hardware parameters. The processor architecture model in this section is used in our hard- warelsoftware cosynthesis system [91, [I 01 . Then we discuss area and delay estimation approach. Fig. 1 shows an architecture model of our processor core. The architecture model in Fig. 1 is based on the digital signal processor in [7] , [SI. A processor core is composed of one of the two processor kernels, one or two registerjles, and several hardware units. In the following, processor kernels, register files, and hardware units are defined.
A. Processor Kernel
We have two types of processor kernels; (i) a RISC-type kernel and (ii) a DSP-type kernel. One of them is selected depending on a given application program by our hardwarekoftware cosynthesis system. A RISC-type kernel has the five pipeline stages (IF, ID, EXE, MEM, and WB) as in the micro processor of [5]. A DSP-type kernel has the three pipeline stages (IF, ID, and EXE) as in the DSP processor of [7] , [8] . The number of pipeline stages and processes in each pipeline stage are fixed and cannot be changed. A processor core will be a general-purpose RISC core if a RISC-type kernel is selected. It will be a DSP core if a DSP-type kernel is selected.
Each processor kernel has a Harvard architecture and consists of (c-i) a bus for an instruction memory, (c-ii) a bus for an X data memory (X-bus), and (c-iii) an ALU (Arithmetic Logic Unit) and a barrel shifter. In addition to these (c-i)-(c-iii), (c-iv) a bus for an Y data memory (Y-bus) is optionally added to a kernel. Data bus width of the instruction memory, the X data memory, and the Y data memory can be changed but their address bus width is fixed to 16 bits. The data bus width of the X data memory must be the same as the bit width of the Y data memory. Data bus width of the instruction memory can be determined based on a set of instructions included in a processor kernel.
Instructions in our processor kernel are grouped into basic instructions such as ADD and MUL and parallel instructions such as (ADD )I ADD) and (ADD 11 MUL). The basic instructions correspond to the functions of our processor kernels and hardware units. A parallel instruction executes more than one basic instructions.' AI1 the combination of basic instructions cannot be a parallel instruction but the hardware/software cosynthesis system determines which com-
The hardware parameters for a processor kernel are a kernel type tknl (tknl will be RISC or DSP), basic bit width bknl for a kernel, basic bit width bkn/,,fu for the ALU and shifter, the number nbank of data memory banks (nbank = 1 or nbank = 2), the number n,, of instructions executed concurrently, data bus width bdara and bins, of the data memory and the instruction memory, and a set I of instructions in a processor kernel. tknl determines a processor kernel type. bknl determines bit width of pipeline registers. If nbank = 1, the X data memory is used only. If nbank = 2, both the x data memory and the Y data memory are used. np determines the maximum number of instructions executed concurrently. np is called a parallel factor.
B. Register Files
We have two types of register files; (i) a register file RFI and (ii) a register file RF2. The register file RFl in Fig. 1 is used for all the instructions including arithmetic operations, logical operations, and address operations. The register file RF2 is optionally added depending on a given application program by our hardwarekoftware cosynthesis system and its bit width is longer than that of RF1. RF2 is used to store intermediate results for multiplication.
The hardware parameters for register files are the number nrl and bit width brl of registers in the register file RF1 and the number nr2 and bit width br2 of registers in the register file RF2. If 4 . 2 = 0, the register file RF2 is not added to a processor kernel and then the processor kernel has a single register file RFI.
C. Hardware Units
Our processor core can have hardware units of (1) functional units (shifters, ALUs, multipliers, and MAC (multiply and add) units), (2) addressing units, and (3) hardware loop units2 All these hardware units (1)- (3) can be added to the DSP kernel. Only the hardware unit (I), i.e., functional units can be added to the RISC kernel.
The hardware parameter for hardware units is a set H U of hardware units which are added to a processor kernel. If hu E HU is a functional unit, it has parameters of basic bit width b,f, for operations. For example, a 16-bit ALU has basic bit width of 16 bits (bfu = 16 for the 16-bit ALU). If hu E HU is an addressing unit, it has parameters of an addressing unit type tad& = 3),3 the number ndp of address registers, and the number ndn of index registers. If hu E HU is a hardware loop unit, it has a parameter of the number nlo0,, of loop registers. 
D. Area and Delay Estimation Approach
Given an application program and a set of application data, our hardwarekoftware cosynthesis system for digital signal processor cores [9] , [lo] tries various sets of the hardware parameters described in Section I1 and determines each of the hardware parameters for a processor core which optimizes processor core area as well as execution time of the application program. In this optimization, the system requires area and delay estimation for a given set of hardware parameters. Thus we establish area and delay estimation equations of a processor core for a set of hardware parameters. Here we estimate logic-synthesized area and delay without really logicsynthesizing a processor core.
In order to establish area and delay estimation equations of a processor core, we first generate a variety of processor cores using our hardwarelsoftware cosynthesis system by varying a set of the hardware parameters. Processor cores are written in VHDL. Then we logic-synthesize these processor cores. We use Synopsys Design Compiler4 as a logic synthesizer with the VDEC cell libraries (CMOS and 0.35pm te~hnology).~ We finally analyze the logic-synthesized area and delay of processor cores and establish their estimation equations based on their hardware parameters.
Based on this approach, we propose area and delay estimation equations of a processor core in the subsequent sections.
PROCESSOR CORE AREA ESTIMATION
Our processor architecture model indicates that area for a processor core can be computed by adding up area for a processor kernel, area for register files, and area for hardware units. Thus Sections A-C discuss area for a processor kernel, area for register files, and area for hardware units, respectively. Then Section D summarizes area estimation equations.
A. Area Estimation for a Processor Kernel
A processor kernel is determined by a kernel type tknl, basic bit width bkn[ for a kernel, basic bit width bk,l,fu for the ALU and shifter, the number nbank of data memories, a parallel factor np, data bus width bin,\, and bdata of the instruction memory and the data memory, and a set I of instructions. A kernel area is dependent on all of them. It is also dependent on register files and a set H I / of hardware units. For simplicity, we assume that bknl = 32, bkn],fu = 16, and bdata = 16. We also assume that bit width b,l and br2 of register files RFI and RF2 are 16 bits and 32 bits, respectively. These assumptions can be applied to typical digital signal applications for our hardwarekoftware cosynthesis system.
Thus for given tknl and np, we first analyze the relation between kernel area and the rest of hardware parameters including register file and hardware unit configuration. Then we establish area estimation equations for a processor kernel. Since the DSP-type kernel and RISC-type kernel have the same hardware for the IF stage and ID stage, the above observations are independent of a kernel type. They are also independent of a parallel factor n,,. Thus we have the following observation:
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Observation 1 Area for the IF stage in a processor kernel is linearly increased as b,,,, is increased, Area for the ID stage in a processor kernel is linearly increased as (I1 is increased.
Kernel area and data memory banks: If the Y-bus is added to a DSP-type kernel, the hardware for the ID stage and EXE stage is changed. If it is added to a RISC-type kernel, the hardware for the ID stage and MEM stage is changed. Kernel area is increased by the hardware for the Y-bus. From the experiments, we observed that the amount of the increased kernel area is independent of np. The hardware for the Y-bus is independent of other parameterized hardwares. Thus we have the following observation:
Observation 2 Kernel area is increased if Y-bus is added depending on a kernel type.
Kernel area and register files: Let bop? be bit width of an operand field of an instruction.6 bop, must be greater or equal to lg(n,l + n n ) , where n,l and nr2 are the numbers of registers in the register files RF1 and RF2, respectively. If the number of registers in each register file is increased, bop, must be increased and then it must cause area increase in a processor kernel.
Let us assume a processor kernel where tkn[ = DSP, np = 1 , nbank = 1, bop, = 2. In this case, if bop, is increased, we have the amount of increased kernel area compared with the assumed processor core shown in Table 11 . The amount of increased kernel area is linearly increased as bop, is increased.
From further experiments, we observed that it is independent ware Parameters
In our processor core, a basic instruction has n,, x 3 operand fields. cL(bfn,,,I ), for a set of instructions as follows:
Hardware unit
The first term shows the IF stage area and the second term shows area increase for the number of instructions. 
Based on Observation 4 , we have the amount of increased area, c;(hu), for a hardware unit hu E HU as shown in Table   111 .
Finally processor kernel area ck is estimated as follows:
B. Area Estimation for Register Files
Area for a register file is increased if the number of registers in the register file is increased. Area for a register file is also increased if np is increased. This is because the register file requires extra input/output ports to writehead registers. Based on this discussion, we logic-synthesized various register files. Then given bit width b, and the number n, of registers in a register file, we obtained the following equations c, (b,,n,,np) Table IV .
An addressing unit has the parameters of type tad&, the number fldp of address registers, and the number fldn of index registers. If ndp = ndn = 0, Table IV gives an addressing unit area. Area Cr,addr for address registers and area for index registers can be estimated as:
cr,addr(ndp) = cr,idx(ndn)
1 1585 x ndp(dn) + 4006 (8) Addressing unit area is estimated by adding up area for an addressing unit in Table IV and area for address registers and index registers.
A hardware loop unit has the parameter of the number Hardware loop unit area is estimated by adding up area for a hardware loop unit in Table IV Table IV gives delay d(fu) for each functional unit f u . Then dop is estimated by the maximum delay for all the functional units in a processor core.
Controller delay: From the experiments, controller delay dcrl for a RISC-type kernel ranges from 1.7011s to 2.9011s. Controller delay dctl for a DSP-type kernel ranges from 1.50ns to 2.9011s. They are independent of other hardware parameters. Thus we estimate dctl as 2.90.
Register write delay: In typical digital signal processing applications, we can assume that nrl > nr2, i.e., the register file RFl has more registers than the register file RF2. Then we consider writing delay for the register file RF, as the register writing delay. where dop is functional unit delay.
V. EXPERIMENTAL RESULTS
In order to verify the established area and delay estimation equations for a processor core, we generated several processor cores using our hardwarekoftware cosynthesis system and logic-synthesized them using Synopsys Design Compiler. Table VI shows sets of hardware parameters for generated processor cores. Tables VI1 and VI11 shows the comparison results. These tables indicate that errors of area estimation are less than 2% and errors of delay estimation are less than 2ns when comparing estimated area and delay with logic-synthesized processor core area and delay.
VI. CONCLUSIONS
In this paper, we proposed area and delay estimation equations for digital signal processor cores. In the future, we will establish power estimation equations for digital signal processor cores.
